DS28E02 1-Wire SHA-1双向认证器，提供1K

概述

The DS28E02 combines 1024 bits of EEPROM with challenge-and-response authentication security implemented with the FIPS 180-3 Secure Hash Algorithm (SHA-1). The 1024-bit EEPROM array is configured as four pages of 256 bits with a 64-bit scratchpad to perform write operations. All memory pages can be write protected, and one page can be put in EPROM-emulation mode, where bits can only be changed from a 1 to a 0 state. Each DS28E02 has its own guaranteed unique 64-bit ROM registration number that is factory installed into the chip. The DS28E02 communicates over the single-contact 1-Wire® bus. The communication follows the standard 1-Wire protocol with the registration number acting as the node address in the case of a multidevice 1-Wire network.

关键特性

1024 Bits of EEPROM Memory Partitioned Into Four Pages of 256 Bits

On-Chip 512-Bit SHA-1 Engine to Compute 160-Bit Message Authentication Codes (MACs) and to Generate Secrets

Write Access Requires Knowledge of the Secret and the Capability of Computing and Transmitting a 160-Bit MAC as Authorization

User-Programmable Page Write Protection for Page 0, Page 3, or All Four Pages Together

User-Programmable OTP EPROM Emulation Mode for Page 1 (“Write to 0”)

Communicates to Host with a Single Digital Signal at 12.5kbps or 35.7kbps Using 1-Wire Protocol

Switchpoint Hysteresis and Filtering to Optimize Communication Performance in the Presence of Noise

Reads and Writes Over 1.75V to 3.65V Voltage Range from -20°C to +85 °C

6-Lead TSOC and TDFN Packages

应用/使用

医用耗材识别
打印机色带盒配置与监测
授权管理的参考设计
传感器/配件识别和校准
系统知识产权保护

双向认证KbitsSHAWirecombines

免责声明：本网信息来自于互联网，目的在于传递更多信息，并不代表本网赞同其观点。其原创性以及文中陈述文字和内容未经本站证实，对本文以及其中全部或者部分内容、文字的真实性、完整性、及时性本站不作任何保证或承诺，并请自行核实相关内容。本站不承担此类作品侵权行为的直接责任及连带责任。如若本网有任何内容侵犯您的权益，请及时联系我们，本站将会在24小时内处理完毕。