首页 / 百科
DS3644 1KB安全存储器,提供可编程篡改等级
2010-06-04 00:00:00
The DS3644 is a secure supervisor with 1024 bytes of SRAM for the secure storage of sensitive data and the physical tamper-sensing response functions required in cryptographic processors and data security equipment.
One of the DS3644's primary features is the on-chip nonimprinting memory, consisting of eight 128-byte banks incorporating a high-speed, direct-wired clearing function. The 1KB memory is constantly complemented in the background to prevent memory imprinting of data. The DS3644 architecture allows the user to clear selective banks of the memory based upon specified tamper events. In the event of a qualified tamper event, the desired bank(s) of memory are rapidly cleared and a negative bias can be applied to erase external memory.
The DS3644 includes a seconds counter, watchdog timer, CPU supervisor, nonvolatile (NV) SRAM controller, and on-chip temperature sensor. In the event of a primary power failure, an external battery source is automatically switched in to keep the memory, time, and tamper-detection circuitry active. The DS3644 provides low-leakage, tamper-detection inputs for interface to external sensors, interlocks, and antitamper meshes. The DS3644 also invokes a tamper event on absolute temperature, if the temperature rate-of-change exceeds programmed limits, or if the crystal oscillator frequency falls outside a specified window. The tamper event is latched and timestamped for fault-recovery purposes.
Access to the timer, tamper monitoring, memory, and device configuration is conducted through an I²C-compatible interface. The DS3644 is assembled in a Pb-free, 7mm x 7mm x 0.8mm CSBGA package.Memory Tamper Other 接入控制安全系统
ATM
加密处理器
电子商务服务器
游戏机
网络路由器和交换机
网络存储服务器
密码键盘
销售终端机(POS)
安全通信
机顶盒
智能读卡器
软件定义的无线装置
One of the DS3644's primary features is the on-chip nonimprinting memory, consisting of eight 128-byte banks incorporating a high-speed, direct-wired clearing function. The 1KB memory is constantly complemented in the background to prevent memory imprinting of data. The DS3644 architecture allows the user to clear selective banks of the memory based upon specified tamper events. In the event of a qualified tamper event, the desired bank(s) of memory are rapidly cleared and a negative bias can be applied to erase external memory.
The DS3644 includes a seconds counter, watchdog timer, CPU supervisor, nonvolatile (NV) SRAM controller, and on-chip temperature sensor. In the event of a primary power failure, an external battery source is automatically switched in to keep the memory, time, and tamper-detection circuitry active. The DS3644 provides low-leakage, tamper-detection inputs for interface to external sensors, interlocks, and antitamper meshes. The DS3644 also invokes a tamper event on absolute temperature, if the temperature rate-of-change exceeds programmed limits, or if the crystal oscillator frequency falls outside a specified window. The tamper event is latched and timestamped for fault-recovery purposes.
Access to the timer, tamper monitoring, memory, and device configuration is conducted through an I²C-compatible interface. The DS3644 is assembled in a Pb-free, 7mm x 7mm x 0.8mm CSBGA package.
- 1024-Byte Nonimprinting Memory with High-Speed Erase
- 64 Bytes General-Purpose RAM (Not Cleared)
- External SRAM Control and Optional Tamper-Event Erasure
- Segmented Tamper-Detection Memory Hierarchy with Programmable Tamper-Event Sources
- On-Chip Programmable Temperature Sensing with Proprietary Rate-of-Change (ROC) Detector
- Two General-Purpose Tamper-Detect Logic Inputs
- Four Uncommitted Tamper-Detect Comparator Inputs
- Four Window Comparators with On-Chip Reference Voltage
- Latching and Timestamping of Tamper Events
- Crystal Oscillator Tamper Monitoring
- Programmable Power-Consumption Options for Very Low Standby Current
- 64-Bit Unique Silicon Serial Number
- On-Chip Random-Number Generator (RNG)
- Designed to Meet NIST FIPS 140-2 Requirements
- 32-Bit Seconds Counter with Watchdog Timer and Alarm Output
- CPU Supervisor
- I²C-Compatible Interface
应用/使用
最新内容
手机 |
相关内容
什么是空心电抗器,空心电抗器的基本
什么是空心电抗器,空心电抗器的基本结构、技术参数、工作原理、类型、执行标准、绝缘等级及适用环境,类型,等级,工作原理,执行,结构写flash芯片时为什么需要先擦除?
写flash芯片时为什么需要先擦除?,擦除,芯片,充电,初始状态,存储单元,数据,Flash芯片是一种非易失性存储器技术,用于存储数据并实现固华为公开半导体芯片专利:可提高三维
华为公开半导体芯片专利:可提高三维存储器的存储密度,专利,存储密度,存储器,芯片,存储单元,调整,华为是全球领先的信息与通信技术解什么是可编程只读存储器,可编程只读
什么是可编程只读存储器,可编程只读存储器的基本结构、特点、工作原理、应用、发明过程、故障分析、日常保养及市场前景,可编程只读一文了解存储器在安防领域的应用
一文了解存储器在安防领域的应用,存储器,检索,读写,事件,监控系统,数据,存储器在安防领域的应用十分广泛,主要包括视频监控系统、入如何选择合适的片式电阻?薄膜电阻与
如何选择合适的片式电阻?薄膜电阻与厚膜电阻有什么不同之处?,厚膜,最大功率,类型,等级,器件,精度,片式电阻(也称为薄膜电阻)一种用于电什么是串口服务器,串口服务器的组成
什么是串口服务器,串口服务器的组成、特点、原理、分类、常见故障及预防措施,服务器,串口,分类,远程访问,预防,接口,TLC27M2CDR串口半导体封装工艺的四个等级
半导体封装工艺的四个等级,等级,封装,产品,能和,芯片,引脚,半导体封装工艺是将芯片(也称为芯片或晶圆)封装成具有引脚和外壳的实际产