首页 / 百科
DS1643, DS1643P 非易失时钟RAM
2009-12-19 00:00:00
DS1643, DS1643P 非易失时钟RAM 概述 DS1643 is an 8K x 8 nonvolatile static RAM with a full function Real Time Clock (RTC) that are both accessible in a byte-wide format. The nonvolatile timekeeping RAM is functionally equivalent to any JEDEC standard 8K x 8 SRAM. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the day of the month and leap year are made automatically. The RTC clock registers are double-buffered to avoid access of incorrect data that can occur during clock update cycles. The double-buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1643 also contains its own power-fail circuitry, which deselects the device when the VCC supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low VCC as errant access and update cycles are avoided. 关键特性Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit and Lithium Energy Source Clock Registers are Accessed Identically to the Static RAM. These Registers Reside in the Eight Top RAM Locations Totally Nonvolatile with Over 10 Years of Operation in the Absence of Power Access Times of 70ns and 100ns BCD-Coded Year, Month, Date, Day, Hours, Minutes, and Seconds with Leap Year Compensation Valid Up to 2100 Power-Fail Write Protection Allows for ±10% VCC Power Supply Tolerance Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First Time DS1643 Only (DIP Module)
- Standard JEDEC Byte-Wide 8K x 8 RAM Pinout
- DS1643P Only (PowerCap Module Board)
- Surface Mountable Package for Direct Connection to PowerCap Containing Battery and Crystal
- Replaceable Battery (PowerCap)
- Power-Fail Output
- Pin-for-Pin Compatible with Other Densities of DS164XP Timekeeping RAM
原理框图
最新内容
手机 |
相关内容
由一个微型机片子两个RAM和一个运
由一个微型机片子两个RAM和一个运放组成的多用计算机系统,电路图,信号处理电子电路图,由一个微型机片子两个RAM和一个运放组成的多Long Range Timer Relay circuit
Long Range Timer Relay circuit,电路图,消费类电子电路图,Long Range Timer Relay circuit circuit,FIG.11:Show a long-range TIm同步突发式SRAM
同步突发式SRAM,电路图,电工基础电路图,同步突发式SRAM SRAM,同步突发式SRAM的内部框图如图所示,它与同步管道突发式SRAM基本相同,不扩展存储器电路图设计
扩展存储器电路图设计,电路图,嵌入式类电子电路图,扩展存储器电路图设计 存储器,STC89C516RD,RAM, STC89C516RD单片机内部包含有基于STC12C5A60S2的U盘音频播放器
基于STC12C5A60S2的U盘音频播放器电路设计,电路图,消费类电子电路图,基于STC12C5A60S2的U盘音频播放器电路设计 存储器,单片机,RAMSDRAM连接电路设计详解
SDRAM连接电路设计详解,电路图,嵌入式类电子电路图,SDRAM连接电路设计详解 SDRAM,连接器,嵌入式, 介绍SDRAM电路设计之前先了解富士通新型Quad SPI接口FRAM MB85R
富士通新型Quad SPI接口FRAM MB85RQ8MLX, fram,铁电存储器,富士通半导体,富士通,SPI,铁电随机存取存储器是一种使用铁电文件作为存SiTime AEC-Q100认证 汽车级振荡器
SiTime AEC-Q100认证 汽车级振荡器为自动驾驶(ADAS)保驾护航,振荡器,传感器,数据处理,驾驶,认证,传感器,数据处理," /